Investigation Of The Fluid/Structure Interaction In Moulded Underfill Process by Khor, Chu Yee
INVESTIGATION OF THE FLUID/STRUCTURE 
INTERACTION IN MOULDED UNDERFILL 
PROCESS  
 
 
 
 
 
 
 
KHOR CHU YEE  
 
 
 
 
 
 
 
 
UNIVERSITI SAINS MALAYSIA 
2013 
INVESTIGATION OF THE FLUID/STRUCTURE INTERACTION IN 
MOULDED UNDERFILL PROCESS 
 
 
 
 
by 
 
 
 
 
KHOR CHU YEE 
 
 
 
 
 
 
Thesis submitted in fulfilment of the requirements  
for the degree of  
Doctor of Philosophy 
 
 
 
 
 
April 2013 
DECLARATION 
 
I hereby declare that the work reported in this thesis is the result of my own 
investigation and that no part of the thesis has been plagiarized from external sources. 
Materials taken from other sources are duly acknowledged by giving explicit 
references. 
 
 
Signature: ………………………….. 
Name of student: KHOR CHU YEE 
Matrix number: P-CD 0096 
Date: 1
st
 December 2012 
 
 ii 
 
ACKNOWLEDGEMENTS 
 
I would like to express my deepest and sincere gratitude to my supervisor 
since undergraduate and postgraduate studies, Professor Dr. Mohd Zulkifly Abdullah 
for his valuable guidance and support throughout this project work. His wide 
knowledge and valuable suggestions have been of great value for me. His 
encouragement, motivation and personal guidance have provided a good basis for the 
present thesis.  
I wish to express my warm and sincere thanks to Associated Professor Dr. 
Zulkifli Mohd Ariff from School of Material Engineering for his obliged discussions 
and opinions on polymer rheology. I would like to express my appreciation to my ex-
colleague, Professor Dr. M. Abdul Mujeebu for his valuable discussions and 
suggestions. I also thank the Dean, Professor Dr. Mohd Zaidi Mohd Ripin and all the 
staff of the School of Mechanical Engineering, Universiti Sains Malaysia for their 
countless efforts and helps on my research work. 
My special thanks to my colleagues, Dr. Muhammad Khalil Abdullah @ 
Harun, Mr. Dadan Ramdan, Mr. Fakruruzi Fadzil and Mr. Wan Mohd Amri Wan 
Mamat Ali for their technical supports. I wish to extend my warmest thanks to my 
colleagues Mr. Ernest Ong, Mr. Leong Wei Chiat, Mr. Lau Chun Sean, Mr. Sharizal 
Abdul Aziz and Mr. Tony Tan for their supports in the LDA laboratory, School of 
Mechanical Engineering, Engineering Campus, Universiti Sains Malaysia.  
I have to say millions 'thank-you' to all my family, wherever they are, 
particularly my mother and father and my siblings for their continuous support and 
encouragement which has enabled me to complete this project. Last but not the least, 
 iii 
 
I gratefully appreciate the Ministry of Higher Education Malaysia for MyBrain15 
scholarship on my PhD study and Ministry of Technology and Innovation Malaysia, 
Universiti Sains Malaysia and Celestica (Kulim) Sdn. (M) Bhd for the financial 
support and data for this research work.  
Khor Chu Yee 
November 2012 
iv 
 
TABLE OF CONTENTS 
Acknowledgements………………………………………………………... ii 
Table of Contents…………………………………………………………. iv 
List of Tables…………………………………………………………….... xi 
List of Figures…………………………………………………………….. xii 
List of Symbols…………………………………………………………… xxii 
List of Abbreviations……………………………………………………... xxiii 
Abstrak……………………………………………………………………. xxv 
Abstract……………………………………………………………………. xxvii 
  
CHAPTER 1 – INTRODUCTION  
1.1 Introduction………………………………………………………...  1 
1.2 IC packaging and encapsulation process………………………….. 1 
            1.2.1 Flip chip underfill process…………………………………... 3 
            1.2.2 Moulded underfill (MUF) encapsulation process…………… 5 
1.3 MUF encapsulation background and problem statement…………. 6 
1.4 Objectives of the study……………………………………………. 8 
1.5 Scope of the research work…………………………………........... 9 
1.6 Thesis outline……………………………………………………… 9 
  
CHAPTER 2 – LITERATURE RIVIEW  
2.1 Introduction……………………………………………………….. 11 
2.2 Flip chip underfill process………………………………………… 11 
2.3 IC Encapsulation process…………………………………………. 15 
            2.3.1 Encapsulation process for TQFP and S-CSP packages……... 16 
v 
 
            2.3.2 Moulded underfill (MUF)…………………………………… 21 
2.4 Fluid behaviour modelling………………………………………… 28 
            2.4.1 Non-Newtonian – Power law model………………………… 28 
            2.4.2 Generalized Newtonian fluid – Cross model and   
            Castro-Macosko model……………………………………………. 29 
2.5       Curing effect in IC encapsulation process………………………… 31 
2.6 Flow front tracking technique – Volume of fluid (VOF)….……...  32 
2.7 Fluid and structure analysis in IC encapsulation………………….. 32 
2.8       Experimental study in IC encapsulation…………………………... 36 
2.8       Optimization – Response surface methods (RSM)………………... 40 
2.9       Conclusions………………………………………………………... 41 
  
CHAPTER 3 – METHODOLOGY   
3.1 Introduction……………………………………………………….. 44 
3.2 Model development – FLUENT ………………………………….. 46 
            3.2.1 Modelling equations………………………………………… 47 
                        3.2.1.1 Navier-Stokes equations…………………………... 47 
                        3.2.1.2 Viscosity model…………………………………… 49 
             3.2.1.3 Volume of fluid (VOF) model…………………….. 52 
 3.2.2 Modelling and mesh development…………………............... 52 
 3.2.3 Boundary conditions………………………………………… 54 
 3.2.4 EMC material properties…………………………………….. 54 
 3.2.5 Input of moulding simulation……………………………….. 55 
3.3 Model development – ABAQUS………………………………….  56 
 3.3.1 Modelling and mesh development………………………….. 58 
vi 
 
 3.3.2 Boundary conditions………………………………………… 60 
3.4  MpCCI coupling technique……………………………………….. 60 
3.5 Grid independence and time step test..……………………………. 63 
3.6 Experimental setup………………………………………………...  65 
3.7 Response Surface Methodology (RSM) optimization…………….. 71 
3.8 Summary…………………………………………………………... 72 
  
CHAPTER 4 - RESULTS AND DISCUSSION   
4.1 Introduction……………………………………………………….. 74 
4.2 Experimental and simulation validation on various IC    
            encapsulations……………………………………………………...  74 
 4.2.1 Undefill process – Power law model ……………………….. 75 
4.2.2 Stacked Chip Scale Package (S-CSP) – Cross model and    
Castro-Macosko model …………………………………….. 
 
79 
4.2.3 Thin Quad Flat Package (TQFP) – Castro-Macosko 
model……………………....……………………………….. 
 
82 
 4.2.4 Moulded underfill encapsulation process…………….……... 85 
  4.2.4.1 Simple bump support with gap height 0.4 cm……..  85 
  4.2.4.2 Perimeter bump array with gap height 0.3 cm……. 86 
  4.2.4.3 Perimeter bump array with gap height 0.5 cm……. 88 
              4.2.4.4 Pressure validation in scaled-up encapsulation…... 91 
4.3 MUF –FSI phenomenon and visualization in experiment and 
simulation…………………............................................................. 94 
 4.3.1 Simple bump support with gap height 0.4 cm and 0.65 cm… 94 
  4.3.1.1 Deformation of chip……………………………….. 94 
  4.3.1.2 Flow mechanism and void formation……………... 96 
vii 
 
 4.3.2 Perimeter bump array with gap height 0.3 cm………………  98 
  4.3.2.1 Deformation of chip………………………………. 98 
  4.3.2.2 Flow mechanism and void formation……………... 100 
 4.3.3 Perimeter bump array with gap height 0.5 cm……………….  101 
  4.3.3.1 Deformation of chip……………………………….. 101 
  4.3.3.2 Flow mechanism and void formation……………... 103 
 4.3.4 Stacking chip………………………………………………...  104 
  4.3.4.1 Deformation of chip………………………………. 104 
  4.3.4.2 Flow mechanism and void formation……………... 106 
 4.3.5 FSI simulation in IC packaging……………………………... 107 
  4.3.5.1 Deformation and stress…………………………….  107 
  4.3.5.2 Void in the package……………………………….. 110 
4.4 Effect of rheology on FSI MUF packaging……………………….. 111 
 4.4.1 Fluid structure interaction…………………………………… 113 
 4.4.2 Viscosity-Shear rate of EMC materials……………………... 114 
 4.4.3 Pressure distribution within the cavity……………………… 117 
 4.4.4 Structural analysis…………………………………………… 119 
 4.4.5 Void formation………………………………………………. 122 
 4.4.6 Degree of conversion………………………………………...  124 
4.5 Effect of inlet pressure on FSI MUF packaging…………………... 126 
 4.5.1 Fluid structure interaction…………………………………… 126 
 4.5.2 Pressure distribution during filling process…………………. 128 
 4.5.3 Maximum deformation during filling process………………. 130 
 4.5.4 Maximum deformation at final process……………………... 133 
 4.5.5 Maximum stress on silicon chip…………………………….. 135 
viii 
 
 4.5.6 Deformation and stress at solder bump……………………... 138 
 4.5.7 Void in the package………………………………………….  141 
4.6  Effect of solder bump arrangement in MUF packaging.…………..  144 
 4.6.1 Fluid structure interaction…………………………………… 145 
 4.6.2 Analysis of pressure distribution and filled volume………… 147 
 4.6.3 Deformation in the encapsulation process…………………... 149 
  4.6.3.1 Maximum deformation on chip…………………… 150 
  4.6.3.2 Maximum deformation of solder bump…………… 153 
 4.6.4 Stress concentration in the packaging process………………. 155 
  4.6.4.1 Stress on silicon chip……………………………… 155 
  4.6.4.2 Stress on solder bump……………………………... 157 
 4.6.5 Void formation………………………………………………. 159 
4.7  Effect of solder bump count and shapes in MUF packaging……... 161 
 4.7.1 Fluid structure interaction……………………………............ 164 
 4.7.2 Analysis of flow front advancement………………………… 165 
 4.7.3 Pressure distribution in packaging…………………………... 167 
 4.7.4 Maximum deformation……………………………………… 171 
  4.7.4.1 Silicon chip………………………………………... 171 
  4.7.4.2 Solder bump……………………………………….. 174 
 4.7.5 Stress concentration…………………………………………. 177 
  4.7.5.1 Silicon chip………………………………………... 177 
  4.7.5.2 Solder bump……………………………………….. 179 
 4.7.6 Void formation……………………………………………….  183 
4.8  Effect of silicon chip thickness in MUF packaging ……………….  186 
 4.8.1 Fluid structure interaction……………………………………  186 
ix 
 
 4.8.2 Deformation on structures…………………………………... 187 
  4.8.2.1 Silicon chip………………………………………... 187 
  4.8.2.2 Solder bump……………………………………….. 189 
 4.8.3 Stress concentration…………………………………………. 191 
  4.8.3.1 Silicon chip………………………………………... 191 
  4.8.3.2 Solder bump……………………………………….. 193 
 4.8.4 Void formation……………………………………………….  195 
4.9  Optimization on a MUF packaging………………………………..  197 
 4.9.1 Design, analysis and optimization…………………………... 197 
 4.9.2 Results of the central composite design……………………... 198 
 4.9.3 Regression model equation and analysis of variance  
                     (ANOVA)…………………………………………………… 200 
 4.9.4 Effect of factors on response………………………………... 204 
 4.9.5 Optimization of simulation………………………………….. 212 
4.10 Summary…………………………………………………………...  214 
  
CHAPTER 5 - CONCLUSIONS   
5.1 Conclusions……………………………………………………….. 216 
            5.1.1 Validation of modelling tools and user defined functions 
(UDFs)……………………………………………………… 
 
216 
            5.1.2 Experimental work………………………………………….. 217 
            5.1.3 Parametric investigations……………………………………. 217 
            5.1.4 Response surface methodology (RSM) optimization……….. 220 
5.2 Recommendations for future works………………………………. 221 
  
x 
 
REFERENCES…………………………………………………………... 222 
  
APPENDICES   
Appendix A: Summary of the works done on the flip chip packaging and 
various IC encapsulations…………………………………………………. 
 
234 
Appendix B: Dimensionless number of the simulation and experiment….. 244 
Appendix C: UDF for Castro-Macosko viscosity model (TQFP)………… 247 
Appendix D: UDF for Castro-Macosko viscosity model (S-CSP)………... 248 
Appendix E: Dynamic mesh method……………………………………... 249 
Appendix F: Detailed drawing of transparent mould……………………...  252 
Appendix G: INSTRON 3367 Tensile test………………………………... 255 
Appendix H: Material properties of Perspex and steel ball bearing ……… 257 
Appendix I: Scaled-up IC packages………………………………………. 259 
Appendix J: Measurement velocity and pressure for the fluid delivery 
system………............................................................................................... 
 
260 
 
Appendix K: Example of deformation measurement using Scion Image… 265 
Appendix L: Calibration of DPI 705 Pressure indictor…………………… 266 
Appendix M: Standard error and confidence intervals calculation for 
pressure validation………………………………………………………… 
 
267 
Appendix N: Repeated pressure data in pressure validation……………… 
 
271 
Appendix O: Calculation of ANOVA analysis…………………………… 
 
272 
 
PUBLICATIONS LIST…………………………………………………. 277 
 
 
 
xi 
 
LIST OF TABLES 
  PAGE 
Table 3.1 Mechanical properties of the silicon chip and solder 
bump. 
59 
Table 3.2 Summary of grid independence test. 63 
Table 3.3 Mechanical properties of imitated chip, bump, and 
substrate. 
 
68 
Table 3.4 Dimension of the scaled-up mould, cavity and imitated 
IC package. 
 
68 
Table 4.1 Repeated pressure measurement at pressure gauge 24.2 
kPa (Appendix M). 
 
92 
Table 4.2 Parameters of the IC package. 112 
Table 4.3  EMC material properties. 112 
Table 4.4 Percentage difference for points (P1 and P3) at 
symmetric positions for the final filling stage. 
 
134 
Table 4.5 Number of solder bumps in different arrangements. 145 
Table 4.6 Parameters of the solder bumps. 163 
Table 4.7 Width/diameter ratio of the solder bumps. 163 
Table 4.8 Actual and coded values for the factors of CCD design. 198 
Table 4.9 Results of the central composite design. 200 
Table 4.10 ANOVA of quadratic model for maximum stress on 
solder bump (Y1) and silicon chip (Y2), deformation of 
silicon chip (Y3), void in package (Y4) and filled time 
(Y5) with the operating parameters. (Inlet pressure (A), 
solder bump standoff height (B), chip thickness (C) and 
mould gap-wise (D)). 
 
 
 
 
 
202 
Table 4.11 Minimum value of the responses varied with two of the 
most influential factors. 
 
212 
Table 4.12 The validation of model response and simulation for 
factors, A = 1.56MPa, B = 149.88 µm, C = 237.11 µm 
and D = 50.00 µm. 213 
 
 
 
 
 
xii 
 
LIST OF FIGURES 
  PAGE 
Figure 1.1 Illustration of moulding encapsulation setup. 2 
Figure 1.2 Conventional underfill process (Wan et al, 2007). 3 
Figure 1.3 The pressurized process of underfill (Han and Wang, 1997). 4 
Figure 1.4 No-flow underfill processes (Wan et al, 2007). 5 
Figure 1.5 Moulded underfill process. 6 
Figure 2.1 Predicted underfill flow by Wan et al. (2009) and 
experimental results (Nguyen et al., 1999). 
 
13 
Figure 2.2 Capillary driven underfill process at 50% filling stage 
for different solder bump pattern (Khor et al., 2010). 
 
14 
Figure 2.3 Flow front profile (a) Experimental and (b) simulation 
results by Han and Wang (1997); (c) PLIC-FAN method 
and (d) Autodesk MoldFlow by Wang et al. (2011). 
 
15 
Figure 2.4 Edge effect of underfill modelling (Moon et al., 2011) at 
10, 60 and 95 % of filling.  
 
15 
Figure 2.5 Schematic of a TQFP [http://cpu.linuxmania.net]. 
 
17 
Figure 2.6 Illustration of typical TQFP (Ref. 
http://www.practicalcomponents.com). 
 
17 
Figure 2.7 Simulation and experimental results by Teng and Hwang 
(2008). 
 
18 
Figure 2.8 Melt front prediction (a) Modex-3D (Teng and Hwang, 
2008) and (b) stabilized filling method (Wang et al., 
2010). 
 
19 
Figure 2.9 Chip staking trends (Agonafer et al., 2006). 20 
Figure 2.10 Predicted melt front using FORTRAN and experimental 
results (Abdullah et al., 2007). 
 
21 
Figure 2.11 Predicted pressure profile using FLUENT by different 
venting designs (Ramdan et al., 2012). 
 
21 
Figure 2.12 Experimental and Moldex3D results on predicted void 
formation (Lee et al., 2008). 
 
23 
Figure 2.13 Figure 2.13: Schematic drawings of exposed-die and 
non-exposed-die MUF (Kooi et al, 2004). 
 
24 
xiii 
 
Figure 2.14 MFCBGA process with underfill and MUF (Kao et al., 
2004). 
 
25 
Figure 2.15 FCBGA packaging, (a) conventional underfill, (b) 
moulded underfill. (Chen, 2008). 
 
27 
Figure 2.16 Paddle shift analysis on the deformation of lead frame 
(Chen et al., 2007) using ANSYS.  
 
34 
Figure 2.17 Lead frame deformation analysis without considering IC 
paddle by Shen et al. (2007) using ANSYS. 
 
34 
Figure 2.18 Contour filling profile and wire sweep in the TQFP 
using Moldex 3d and ANSYS. (Chou et al., 2009). 
 
35 
Figure 2.19 Schematic diagram of the experimental setup for wire 
sweep investigation (Tay et al., 1995). 
 
38 
Figure 2.20 Schematic diagram of the experimental setup (Reddy et 
al., 1998). 
 
39 
Figure 2.21 Schematic diagram of the experimental setup using 
compressed air system (Su et al., 2000). 
 
39 
Figure 2.22 Simplified and scaled-up of a single wire bond in the 
encapsulation process (Su et al., 2000). 
 
40 
Figure 2.23 Simplified underfill process using parallel plate, (a) 
Experimental setup and (b) Underfill process in 
experiment (Wan et al., 2009). 
 
40 
Figure 2.24 Number of simulation studies for various IC packages in 
encapsulation process. 
 
43 
Figure 3.1 FSI simulations via MpCCI coupling method. 45 
Figure 3.2 Flow chart of model construction (Gambit) and 
FLUENT setting. 
 
47 
Figure 3.3 Model of IC package. 53 
Figure 3.4 3D meshed model and zoomed view. 53 
Figure 3.5 Boundary conditions of 3D model. 54 
Figure 3.6 Flow chart of ABAQUS modelling. 57 
Figure 3.7 Meshed model and boundary conditions of the chip and 
solder bump in ABAQUS analysis. 
 
59 
Figure 3.8 Overview of the simulation process with MpCCI. 62 
Figure 3.9 MpCCI interface definitions (Bailey et al., 2006). 62 
xiv 
 
Figure 3.10 Percentage filling volume versus filling time for various 
mesh sizes. 
 
64 
Figure 3.11 Comparison of various time step sizes (percentage of 
volume versus time). 
 
65 
Figure 3.12 (a) Actual diagram and (b) schematics of the 
experimental setup. 
 
66 
Figure 3.13 (a) Assembled and (b) exploded views of the mould. 66 
Figure 3.14 Detailed view of imitated bumps, chip, and substrate 
with different gap heights, (a) h = 0.65cm and (b) h = 
0.40 cm. 
 
68 
Figure 3.15 Thickness of the imitated chip: (a) t = 0.28 cm and (b) t 
= 0.02 cm with 0.5 cm of gap height. 
 
69 
Figure 3.16 Detailed view of the imitated single- and stacked-chip 
IC packages. 
 
69 
Figure 3.17 (a) Position of the measured pressure, P. (b) The 
transparent mould connected to DPI 750 pressure 
indicator. 
 
70 
Figure 3.18 Setup of the pressure measurement.  70 
Figure 3.19 Framework of the current research in various research 
stages. 
 
73 
Figure 4.1 Comparison of Experimental (Wan et al., 2009) and 
simulated flow fronts at filling times of 10, 30, and 50 s 
for 45 µm of gap height. 
 
76 
Figure 4.2 Comparison of Experimental (Wan et al., 2009) and 
simulated flow fronts at filling times of 10, 30, and 50 s 
for 85µm of gap height. 
 
 
76 
Figure 4.3 Comparison of experimental (Wan et al., 2009) and 
simulation results for a gap height, 45 µm (xf = flow 
front advancement). 
 
77 
Figure 4.4 Comparison of experimental (Wan et al., 2009) and 
simulation results for a gap height, 85 µm (xf = flow 
front advancement). 
 
77 
Figure 4.5 Effect of gap height to flow front (analytical and 
simulation). 
 
79 
Figure 4.6 Comparison of short shot with the predicted results 
using Cross model and Castro-Macosko model.  
 
81 
xv 
 
Figure 4.7 Percentage of filled volume versus filling time for Cross 
model and Castro-Macosko model. 
 
82 
Figure 4.8 Comparison of experimental results (Nguyen et al., 
2000) and FLUENT simulation results. 
 
84 
Figure 4.9 Comparison of present simulation (FLUENT) and 
experimental data. 
 
84 
Figure 4.10 Flow front profile of experimental and simulation 
(FLUENT) results. 
 
86 
Figure 4.11 Flow front advancement (at upper stream and lower 
stream) versus filling time. 
 
86 
Figure 4.12 Comparison of flow front profile between experiment 
and FLUENT results. 
 
87 
Figure 4.13 Deformation of imitated chip in experiment and 
predicted results. 
 
87 
Figure 4.14 Comparison of the experiment and FSI simulation 
results. 
 
88 
Figure 4.15 Experimental and FLUENT results in moulded 
packaging. 
 
89 
Figure 4.16 Deformation of imitated chip in experiment and 
predicted results. 
 
90 
Figure 4.17 Predicted and experimental results for (a) flow-front 
advancement and (b) maximum deformation. 
 
90 
Figure 4.18 Comparison of the experimental and simulation results 
(flow front advancement). 
 
92 
Figure 4.19 Comparison of the flow front advancement for 
experimental and FLUENT predicted results. 
 
92 
Figure 4.20 Pressure contour in the FLUENT simulation, P is a 
position of pressure transducer.  
 
93 
Figure 4.21 Predicted maximum pressure compared with 
experimental result at P. 
93 
Figure 4.22 Initial and deformed view at the edge of imitated chip 
for 0.65 cm (9 Volts of delivery system). 
 
95 
Figure 4.23 Initial and slightly deformed view at the centre of 
imitated chip for 0.4 cm (9 Volts of delivery system). 
 
95 
Figure 4.24 Air traps phenomenon at gap height 0.4cm. 96 
xvi 
 
Figure 4.25 The flow mechanism at gap height 0.65cm. 97 
Figure 4.26 Air traps beneath the imitated chip with gap height of 
0.4 cm using 6 Volts and (b) 9 Volts of the fluid delivery 
system; Absence of air traps in the imitated chip with 
gap height of 0.65 cm at (c) 6 Volts and (d) 9 Volts. 
 
98 
Figure 4.27 Initial condition and deformed chip. 99 
Figure 4.28 Detailed view of deformed chip at different filling stage 
in the encapsulation. 
 
100 
Figure 4.29 Initial condition and upward deformation of imitated 
chip edge when the chip was nearly covered by fluid 
(90%). 
 
100 
Figure 4.30 Void formation in the imitated single-chip package. 101 
Figure 4.31 Initial and deformed views around the centre of the 
imitated chip. 
 
102 
Figure 4.32 Downward deformation at the centre region. 103 
Figure 4.33 Upward deformation of the imitated chip edge due to the 
reaction at the middle region. 
 
103 
Figure 4.34 Air-trap mechanism in the encapsulation of thin imitated 
chips. 
 
104 
Figure 4.35 Encapsulation process of stacking chip. 105 
Figure 4.36 Initial view and deformed chip. 106 
Figure 4.3 Deformation of imitated chip in the middle and edge 
regions. 
 
106 
Figure 4.38 Air traps in stacking-chip package. 107 
Figure 4.39 Flow front advancement (FLUENT) in the mould cavity 
and displacement (unit: mm) profile of the silicon chip 
(ABAQUS). 
 
109 
Figure 4.40 Von Mises stress of the silicon chip and bumps at 
different filling time. 
 
110 
Figure 4.41 Void position and cross-sectional view beneath the chip. 111 
Figure 4.42 Moulded IC package 112 
Figure 4.43 Flow front profile (FLUENT) and displacement at z-axis 
(ABAQUS, unit: mm) for Case 3.   
 
114 
Figure 4.44 Viscosity versus shear rate for Cases 1-5. 116 
Figure 4.45 Viscosity within the cavity at P1. 116 
xvii 
 
Figure 4.46 Measured pressures at P1 and P2. 117 
Figure 4.47 Pressures at P1 and P2 for Cases 1-5. 118 
Figure 4.48 Pressure distributions within mould cavity for Case 3. 119 
Figure 4.49 Deformation along centre of silicon chip. 120 
Figure 4.50 Stress distributions along centre of silicon chip. 121 
Figure 4.51 Maximum upward, downward deformation and 
maximum stress on silicon chip. 
 
121 
Figure 4.52 Maximum stress on the solder bump. 122 
Figure 4.53 Stress distribution on silicon chip and solder bump (Case 
2). 
 
122 
Figure 4.54 Percentages of air trap in the package for Cases 1-5. 123 
Figure 4.55 Location of air traps in IC package.   124 
Figure 4.56 Maximum and minimum conversion of compound 
within mould cavity. 
 
125 
Figure 4.57 Conversion of compound at final filling stage (Case 3). 125 
Figure 4.58 Temperature distributions at final filling stage (Case 3). 126 
Figure 4.59 EMC profile and silicon chip deformation (unit: m) 
during encapsulation process for 0.1 MPa of inlet 
pressure. 
 
127 
Figure 4.60 Pressure distribution at different filling times (0.1MPa). 129 
Figure 4.61 Pressure at points 1(after the inlet gate) and 2 (before the 
outlet vent) during the encapsulation process for 
different inlet pressures. 
 
129 
Figure 4.62 Pressure measured at point 1. 130 
Figure 4.63 Pressure measured at point 2. 130 
Figure 4.64 Points P1 to P8 at different locations of the silicon die. 131 
Figure 4.65 Deformation versus time at position P2. 132 
Figure 4.66 Maximum deformations for different inlet pressures at 
selected positions P1, P2, P3 and P5 of the final filling 
stage. 
 
134 
Figure 4.67 Maximum deformation versus inlet pressure at the 
“during” and “final” processes 
 
135 
Figure 4.68 Stress distribution on the silicon die during the 
encapsulation process from 0 s to 5 s of filling time 
(0.1MPa) 
 
136 
xviii 
 
Figure 4.69 Von Mises stress versus filling time at position P2. 137 
Figure 4.70 Maximum von Mises stress versus inlet pressure at the 
“during” and “final” process stages. 
 
138 
Figure 4.71 Deformation of the silicon chip and solder bump. 139 
Figure 4.72 Selected solder bump region (B1-B5) nearer to inlet 
gate. 
 
139 
Figure 4.73 Maximum deformation of the solder bump (B1-B5) at 
different inlet pressures. 
 
140 
Figure 4.74 Maximum von Mises stress of solder bumps (B1-B5) at 
different inlet pressures. 
 
140 
Figure 4.75 Maximum von Mises stress of solder bump B3 at 
0.2MPa. 
 
141 
Figure 4.76 Schematic of flow disturbance in the cavity. 142 
Figure 4.77 Velocity vector of the flow at P6 for 0.2MPa. 142 
Figure 4.78 Incomplete filling around the corner and outlet region. 143 
Figure 4.79 Percentage of void formation for different inlet 
pressures. 
 
143 
Figure 4.80 Schematic of a MUF IC package. 144 
Figure 4.81 Different arrangements and number of solder bumps. 145 
Figure 4.82 EMC flow front advancement (FLUENT) and 
displacement profile of silicon chip (ABAQUS) at 0.2s 
to 1.8s during encapsulation process for case C1. 
 
146 
Figure 4.83 Pressure distribution profile at filling time 1.8s. 148 
Figure 4.84 Pressure distribution at the centre of the package 
(between silicon chip and substrate). 
 
148 
Figure 4.85 Percentage of filled volume versus filling time. 149 
Figure 4.86 Displacement at 1.9s for different solder bump 
configurations. 
 
150 
Figure 4.87 Selected points P1, P2, P3, P4 and P5 on silicon chip. 151 
Figure 4.88 Maximum displacement at P1, P2, P3, P4 and P5 for C1 
to C5 “during” and at “final” filling stage. 
 
152 
Figure 4.89 Selected solder bumps for the comparison with different 
configurations, namely as B1 and B2. 
 
154 
Figure 4.90 Maximum displacement of solder bump “during” and 
“final” of filling process for all cases. 
154 
xix 
 
 
Figure 4.91 Stress distribution during encapsulation process for C1. 155 
Figure 4.92 Maximum Von Mises stress at P1, P2, P3, P4 and P5 
“during” and at “final” of filling stage. 
 
156 
Figure 4.93 Stress distribution (unit: Pa) of solder bumps at final 
stage. 
 
158 
Figure 4.94 Maximum stress of solder bumps B1 and B2 “during” 
and at “final” filling stage for cases C1, C2, C3, C4 and 
C5. 
 
159 
Figure 4.95 Comparison of void around solder bump in sample and 
simulation result for C1. (Figure 4.91 (a) courtesy of 
Celestica Kulim Sdn. Bhd.). 
 
160 
Figure 4.96 Details SEM image of void formation at selected solder 
bumps 1, 2, 9 and 10 (Courtesy of Celestica (Kulim) 
Sdn, Bhd). 
 
161 
Figure 4.97 Top view and AA’ view of the solder bumps shapes. 162 
Figure 4.98 Types of solder bump arrangements: (a) perimeter and 
(b) full array. 
162 
Figure 4.99 Moulded package. 163 
Figure 4.100 Solder bump geometries. 163 
Figure 4.101 EMC and silicon chip interaction (Case 2, perimeter) 
during the encapsulation process. 
 
165 
Figure 4.102 Flow front advancement of the moulded encapsulation 
for Cases 1–5 (perimeter) at 1s. 
 
166 
Figure 4.103 Flow front advancement of the moulded packaging for 
Cases 1–5 (full array) at 1 s. 
 
167 
Figure 4.104 Bottom view of the flow front advancement of Case 3 
with the (a) perimeter and (b) full array types of solder 
bump arrangement. 
 
167 
Figure 4.105 Pressure locations measured in the packaging for all 
cases. 
 
168 
Figure 4.106 Pressures at P1 and P2 for the perimeter type of 
packaging (36 I/O counts) with different solder bump 
shapes. 
 
169 
Figure 4.107 Pressures at P1 and P2 for the full array type of 
packaging (100 I/O counts) with different solder bump 
shapes. 
 
170 
xx 
 
Figure 4.108 Selected pressure distribution profile during the 
encapsulation for cases 3 and 5.  
 
171 
Figure 4.109 Displacement of the silicon chip at the z-axis in different 
cases of the (a) perimeter and (b) full array types of 
solder arrangement. 
 
173 
Figure 4.110 Displacement profile (on the z-axis) on the silicon chip 
of Case 3 for the (a) perimeter and (b) full array types of 
solder arrangements. 
 
174 
Figure 4.111 Selected solder bumps (B1, B2, B3, and B4) for the (a) 
perimeter (36 I/O counts) and (b) full array (100 I/O 
counts) types of solder bump arrangement. 
 
175 
Figure 4.112 Displacement of selected solder bumps (B1–B4) on the 
z-axis for the (a) perimeter and (b) full array types of 
solder arrangement. 
 
176 
Figure 4.113 Von Mises stress on the silicon chip for different cases 
of the (a) perimeter and (b) full array types of solder 
arrangement. 
 
178 
Figure 4.114 Stress distribution on the silicon chip of Case 3 for the 
(a) perimeter and (b) full array types of solder 
arrangement. 
 
179 
Figure 4.115 Stress concentration on the solder bumps of Case 3 for 
the (a) perimeter and (b) full array types of solder 
arrangement. 
 
181 
Figure 4.116 Maximum stress concentration on the solder bumps for 
Cases 3 and 4 (perimeter type). 
 
182 
Figure 4.117 Maximum von Mises stress on the solder bump. 183 
Figure 4.118 Void formation of the perimeter and full array packages 
with various types of solder bump shapes. 
 
184 
Figure 4.119 Locations of the void concentration in the package. 185 
Figure 4.120 Detailed view of the void formation underneath the 
silicon chip (column no. 5 of the solder bump). 
 
185 
Figure 4.121 EMC flow front profile (FLUENT) and displacement of 
silicon chip (ABAQUS) for 100 µm of chip thickness.  
 
187 
Figure 4.122 Magnitude of maximum displacement of silicon chip for 
different thicknesses. 
 
188 
Figure 4.123 Relationship between maximum displacement and 
thickness of silicon chip. 
189 
xxi 
 
 
Figure 4.124 Selected solder bump that located closer to the inlet and 
outlet. 
 
190 
Figure 4.125 Maximum deformation of selected solder bumps closer 
to the inlet. 
 
190 
Figure 4.126 Maximum deformation of selected solder bumps closer 
to the outlet. 
 
191 
Figure 4.127 Maximum von Mises stress for different thicknesses of 
silicon chip. 
 
192 
Figure 4.128 Relationship between the maximum von Mises stress 
and thicknesses of silicon chip. 
 
192 
Figure 4.129 Maximum von Mises stress of solder bumps closer to 
the inlet. 
 
194 
Figure 4.130 Maximum von Mises stress of selected solder bumps 
closer to the outlet. 
 
194 
Figure 4.131 Concentration of the void formation in actual-size 
packaging. 
 
195 
Figure 4.132 Conversion of compound for IC package with 150 µm of 
silicon chip thickness. 
 
196 
Figure 4.133 Percentage of void versus chip thickness and gap height 
above chip at constant thickness and solder standoff of 
IC package. 
 
196 
Figure 4.134 Perturbation plot for (a) Solder stress, (b) Silicon chip 
stress, (c) Chip deformation, (d) void and (e) filled time. 
Coded values for each factor are refer to the actual 
values listed in Table 2 (Note: A = inlet pressure, B = 
solder bump standoff height, C = chip thickness and D = 
mould gap-wise). 
 
 
 
 
206 
Figure 4.135 3D response surface for (a) Solder stress, (b) Silicon 
chip stress, (c) Chip deformation, (d) Void and (e) Filled 
time. 
 
 
209 
Figure 4.136 Simulation results of ABAQUS (a, b and c) and 
FLUENT (d) for factors, A = 3.43 MPa, B = 150 µm, C 
= 250 µm and D = 50.43 µm 
 
213 
 
xxii 
 
LIST OF SYMBOLS 
 
SYMBOL DESCRIPTION UNITS 
English Symbols   
      Pre-exponential factors 1/s 
B Exponential-fitted constant Pa.s 
      Fitting Constant - 
   Specific heat J/kg-K 
   Total energy J/m
3
 
      Activation energies K 
F Front advancement parameter - 
g Specific gravity m/s
2
 
k Thermal conductivity W/m-K 
      Rate parameters described by an 
Arrhenius temperature dependency 
1/s 
      Constants for the reaction order - 
n Power law index - 
p Pressure Pa 
r Displacement of particle Mm 
T Temperature K 
t Time s 
   Temperature fitted constant K 
  Fluid velocity component in x-direction mm/s 
  Fluid velocity component in y-direction mm/s 
  Fluid velocity component in z-direction mm/s 
      Cartesian coordinates mm 
 
 
 
 
 
 
xxiii 
 
Greek Symbols   
  Conversion of reaction - 
   Degree of cure at gel - 
   Exothermic heat of polymerization J/kg 
  Viscosity Pa.s 
   Zero shear rate viscosity Pa.s 
  Density Kg/m3 
  Shear stress Pa 
   Shear rate 1/s 
  Kinematics viscosity m2/s 
    Artificial diffusity - 
  Energy source term J 
   Parameter that describes the transition 
region between zero shear rates and the 
power law region of the viscosity curve 
Pa 
    Uniform orthogonal computation space - 
   
 
LIST OF ABBREVIATIONS 
 
2D Two dimensional 33 
3D Three dimensional 6 
ANN Artificial neural networks 40 
ADPI Air Diffusion Performance Index 41 
CAE Computer Aided Engineering 17 
BGA Ball grid array  2 
CAE Computer aided engineering 8 
CCD Central composite design 80 
CBS Characteristic based split  33 
CFD Computational Fluid Dynamic 8 
CTE Coefficients of thermal expansion 25 
CSP Chip scale package 16 
xxiv 
 
EMC Epoxy moulding compound 7 
FDM Finite difference method  17 
FE Finite element 8 
FEM Finite element method 17 
FSI Fluid-structure interaction 7 
FV Finite volume 8 
FVM Finite volume method 12 
GNF Generalized Newtonian fluid 39 
IC Integrated circuit 1 
I/O Input / Output 9 
MC Moulding compound 24 
MFCBGA Moulded flip-chip BGA 22 
MpCCI Mesh-based parallel code coupling interface 9 
MUF Mouded underfill 2 
PBGA Plastic Ball Grid Array 31 
PCB Printed circuit board 1 
PQFP Plastic quad Flat Pack 19 
RSM Response surface methodology 11 
S-CSP Stacked-chip scale package 2 
TQFP Thin quad flat package 2 
TSOP Thin profile small outline package 2 
UDFs User defined functions 9 
VOF Volume of fluid 32 
 
xxv 
 
KAJIAN BAGI INTERAKSI BENDALIR/STRUKTUR DALAM PROSES 
UNDERFILL BERACUAN 
 
ABSTRAK 
Pembangunan pesat dalam alat electronic mudah alih seperti iPad, iPhone, iPod dan 
komputer riba telah mendorong teknologi pembungkusan IC ke arah pengecilan 
dengan pakej IC yang berciri-ciri kapasiti tinggi dan padat. Pengurangan pada saiz 
pakej IC telah menwujudkan cabaran kepada para jurutera dan pereka untuk 
mengekalkan kebolehpercayaan pakej dalam proses pembuatan yang berterusan. 
Dalam proses underfill beracuan, interaksi antara bendalir (EMC) dan struktur (cip 
silikon and bebola pateri) menghasilkan ubah bentuk yang tidak dikehendaki dan 
tekanan pada struktur, ini boleh menyebabkan kecacatan dan mengurangkan 
kebolehpercayaan pada pakej. Oleh itu, pemahaman fenomena FSI adalah penting 
untuk jurutera dan pereka IC untuk menangani masalah-masalah ini. Oleh itu, proses 
MUF dengan mempertimbangkan aspek FSI telah diberi tumpuan dalam kajian ini. 
Simulasi FSI telah dijalankan oleh perisian yang berdasarkan jumlah terhingga 
(FLUENT), dan unsur terhingga (ABAQUS), melalui teknik gandingan MpCCI 
untuk analisis yang serentak. Keupayaan perisian dalam menangani masalah 
pengkapsulan telah diperiksa dengan membandingkan keputusan yang diramal 
dengan keputusan terdahulu dan sekarang untuk proses pengkapsulan underfill 
beracuan yang berskala besar. Proses pengkapsulan underfill beracuan berskala besar 
difabrikasi dengan lut-sinar untuk visualisasi yang lebih baik untuk fenomena FSI, 
mekanisme aliran dan pembentukan udara yang terperangkap. Dalam simulasi, 
model kelikatan Castro-Macosko telah ditulis ke dalam UDFs untuk menerangkan 
kelakuan bendalir EMC. Ketepatan UDFs telah terbukti amat baik dalam 
memodelkan kelakuan bendalir reologi semasa proses pengkapsulan. Selain itu, 
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siasatan FSI dalam underfill beracuan telah dilanjutkan dengan kajian kes parametrik 
ke atas pelbagai faktor reka bentuk IC (iaitu, susunan bebola pateri, bentuk, bilangan 
kiraan I/O, ketebalan cip, ketinggian jurang) dan parameter pemprosesan (iaitu, 
tekanan masuk) dan kesan reologi. Kesan faktor-faktor ke atas kelakuan aliran 
bendalir, pembentukan udara yang terperangkap, ubah bentuk struktur dan tekanan 
telah dikaji. Hunbungan antara faktor dengan kesan-kesannya juga dibincangkan dan 
pakej dengan susunan bebola pateri jenis lingkaran mengalami tekanan dan peubahan 
bentuk yang paling serius. Tambahan pula, pengoptimuman menggunakan kaedah 
gerak-balas permukaan (RSM) telah dijalankan untuk mengkaji hubungan interaktif 
setiap faktor dan mengoptimumkan proses pengkapsulan underfill beracuan. Reka 
bentuk IC yang optimum, kawalan yang sepatutnya dalam parameter pemprosesan 
dan pemilihan bahan didapati mempunyai kesan penting terhadap pergerakan 
bendalir, pembentukan gelembung, ubah bentuk dan tekanan semasa proses 
pengkapsulan underfill beracuan. Reka bentuk IC yang optima untuk pakej (20 mm × 
20 mm) dengan susunan bebola pateri bagi kedua-dua parameter fizikal dan proses 
mempunyai ciri-ciri 150 μm untuk ketinggian pateri, 250 μm untuk ketebalan cip, 
dan 50.43 μm untuk ketinggian jurang pada tekanan masuk sebanyak 3.43 MPa.  
Kajian ini dijangka memberi garis panduan dan rujukan yang bernilai untuk para 
jurutera dan pereka pakej semasa proses pengkapsulan MUF dalam industri 
mikroelektronik. 
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INVESTIGATION OF THE FLUID/STRUCTURE INTERACTION IN 
MOULDED UNDERFILL PROCESS 
 
ABSTRACT 
The rapid development of portable electronic devices, such as iPad, iPhone, iPod, 
and laptop, propels the integrated circuit (IC) packaging technology toward 
miniaturization characterized by high capacity and compactness of IC package. The 
scaling down of IC package size has given challenges to the engineers and IC 
designers in maintaining package reliability. In moulded underfill (MUF) process, 
the interaction between fluid (EMC) and structure (silicon chip and solder bump) 
yields unintended deformation and stress that may cause defects and reduce package 
reliability. Thus, the understanding of the FSI phenomenon is essential for the 
engineers and IC designers to tackle these problems. Therefore, the MUF process 
considering FSI aspect was the focus of this research. The FSI simulation was 
performed by finite volume based (FLUENT) and finite element based (ABAQUS) 
software through the MpCCI coupling technique for the simultaneous analysis. The 
capability of the software in handling encapsulation problems was examined by 
comparing the predicted results with previous scholars’ works and the current scaled-
up MUF encapsulation processes. The scaled-up MUF encapsulation processes were 
fabricated in transparent for better visualization of FSI phenomenon, flow and void 
formation mechanisms. In the simulation, the Castro-Macosko viscosity model was 
written into UDFs to describe the EMC fluid behaviour. The accurateness of the 
UDFs has been proven excellent in modelling the rheological fluid behaviour during 
the encapsulation process. Moreover, the FSI investigations on the MUF process 
were extended to the parametric case studies on various IC design factors (i.e., solder 
bump arrangement, shapes, number of I/O count, chip thickness, gap height), 
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processing parameter (i.e., inlet pressure) and rheological effect. The effects of these 
factors on the fluid flow behaviour, void formation, structure deformation and stress 
have been studied. The correlation between the design factors and those effects has 
been discussed and it was found that package with perimeter solder bump 
arrangement endured highest stress and deformation. Furthermore, the optimization 
using response surface methodology (RSM) was carried out to investigate the 
interactive relationship of each factor and optimize the MUF encapsulation process. 
The optimal package design, proper control of the processing parameter and material 
selection were found crucially influenced the fluid flow mechanism, void formation, 
deformation and stress during the MUF encapsulation process. The optimum design 
of the IC package (20 mm × 20 mm) with perimeter solder bump arrangement for 
both physical and process parameters was characterized by 150 µm of solder bump 
standoff height, 250 µm of chip thickness, and 50.43 µm of gap-wise at the inlet 
condition of 3.43 MPa. The current study is expected to provide valuable guidelines 
and references for the engineers and IC designers during the MUF encapsulation 
process in microelectronics industry.  
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CHAPTER 1 
INTRODUCTION 
1.1 Introduction 
 The rapid development of the portable electronic devices such as smart phone, 
laptop and tablet PC facilitates the communications, managing and sharing the 
information and entertainment. Slim and ergonomic designs of these devices create 
the challenging task to the designer and engineer. Compact characteristics, high 
performance and high reliability of IC package are needed to suit into a limited space 
of those devices. To accomplish these goals, the design of the IC package is now 
towards miniaturization and diversification for various IC applications. In the 
microelectronic industry, IC package designers and engineers are always concern 
with the reliability and quality of the IC package. To overcome these problems, the 
IC encapsulation process is utilized to encapsulate and protect the IC structures such 
as silicon chip, solder bump, wires, IC paddle and lead-frame from the hazardous 
environments. During IC encapsulation, the interaction between EMC and IC 
structures may yield undesirable defects on the IC package. Improper process control, 
material selection and the IC design may reduce the package reliability. As a result, it 
may cause reliability failure. Therefore, the understanding of the phenomenon occurs 
during the IC encapsulation is imperative to handle the IC design, process control, 
and material selection for optimal IC encapsulation process.  
 
1.2 IC Packaging and Encapsulation Process 
IC packaging provides reliable housing and protection for IC chip (silicon 
die), and protects the interconnection of the IC chip to other components such as 
PCBs, transformers, and connectors. It also mechanically supports the IC package. 
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Hence, the IC package is protected from vibration and mechanical stress. The 
exposure of IC chip and interconnectors (solder bumps and wire bonding) to 
moisture, ionic contamination, radiation, heat, and thermo-mechanical stress leads to 
defects and failures of the IC package. Therefore, IC encapsulation is a crucial 
process in IC packaging because it protects the IC chip and interconnectors from 
hazardous environment.  
During IC encapsulation, the encapsulant is transferred into the mould cavity 
to encapsulate the IC structures (silicon chip, solder bump, wire bonding, lead frame, 
and paddle) by using transfer moulding technology. Figure 1.1 illustrates the transfer 
moulding technique during encapsulation. This technique has been widely applied to 
various IC packaging such as thin quad flat package (TQFP), thin profile small 
outline package (TSOP II 54 L LOC), stacked-chip scale package (S-CSP), mould 
array package, moulded underfill (MUF), flip chip underfill encapsulation, and ball 
grid array package (BGA). Several issues, including structural deformation, 
overstress and void formation, reduce package reliability during encapsulation.  
 
Figure 1.1: Illustration of moulding encapsulation setup.  
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1.2.1 Flip chip underfill process  
 The flip chip package was developed by IBM in the early of 1960s to enrich 
microelectronic technology. The development of flip chips enables the IC package to 
be designed with a high number of interconnectors. Thus, the reliability of the 
interconnectors is significant for the flip chip package. In flip chip packaging, the 
underfill encapsulant is applied to protect the interconnectors from harmful 
environment. The underfill encapsulant fills the intermediate space between flip chip 
and substrate, which consists of interconnectors (solder bump). The capillary effect 
of the intermediate space let the encapsulant flow through the space in the 
conventional underfilling method. Figure 1.2 illustrates the underfill process.  
   
(i) Alignment (ii) Flux 
Dispensing 
(iii) Solder Bump 
Reflow and Flux 
Cleaning 
  
 
(iv) Underfilling (v) Curing 
 
 
Figure 1.2: Conventional underfill process (Wan et al, 2007). 
The longer filling time of the conventional flip chip underfill has become the 
bottleneck in the microelectronic industry. Lower productivity may cause an increase 
of manufacturing cost. The productivity of the underfill process is lower compared 
with other types of IC encapsulation process. This is because the underfilling process 
is dependent on the speed of encapsulant flow that fills the space between the flip 
chip and substrate as illustrated in Figure 1.2. Alternatively, the pressurized underfill 
process had been proposed to overcome the problem.  
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 The pressurized underfill process was thus developed by Han and Wang (1997) 
to address this problem. Pressurized underfill is performed by using a specially 
designed mould as shown in Figure 1.3. Vacuum conditioning at the air vent assists 
the smooth flow of the encapsulant. The application of pressurized underfill 
significantly reduces filling time and allows the use of highly viscous encapsulants in 
enhancing package reliability. However, the specific pressurized underfill mould 
design may only apply for a certain chip size or specific flip chip design and may 
also costly for the hardware modification. Thus, this technique is not widely applied 
in the industry.  
 
Figure 1.3: The pressurized process of underfill (Han and Wang, 1997). 
 
 Low cost and high throughput of the process are always the concerns in 
manufacturing process. The reduction in processing step can directly reduce the cost. 
In order to reduce processing steps, no-flow underfill process had been introduced to 
assemble and underfill the space between flip chip and substrate as depicted in 
Figure 1.4. The advantages (Painaik and Hurley, 2004) of the no-flow underfill 
process include simplification of process, no-additional flux agent needed, and 
curability of the no-flow underfill material in the reflow process. Development of the 
no-flow underfill was implemented on lead-free flip chip packaging. These underfill 
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techniques have also been applied on the high-density bump and fine pitch of flip 
chip package, board-level assembly, and assembly of flip chip flex BGA and micro-
BGA. Although this underfill method yields higher throughput and low cost, but the 
void formation during the process causes the reduction in package reliability. 
Improper process control of soak temperature and time may cause voids at the solder 
joints and the intermediate space; hence, diminish the package reliability. Voids in 
the package may induce stress concentration, delamination and solder extrusion; 
hence caused early failure of the package (Wan et al., 2007). Therefore, the moulded 
underfill technique had been introduced to address the package reliability problem. 
 
Figure 1.4: No-flow underfill processes (Wan et al, 2007). 
 
1.2.2 Moulded underfill (MUF) encapsulation process 
The microelectronic industry is focused on achieving high productivity, low 
cost and high reliability of the IC package in the manufacturing process. In 
conventional flip chip packaging, longer filling time affects the production speed of 
IC packages. Enhanced productivity can be accomplished through the 
implementation of transfer moulding technique (Becker et al, 2001) with single 
moulding step. The MUF process minimizes production time, improves package 
reliability and package co-planarity, and reduces stress concentration on the 
interconnectors (Chen, 2008). Thus, its excellent characteristics have led to the 
widely use of the MUF package in mobile applications (Joshi et al, 2010). However, 
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the application of this method on the 3D small-scale and thinned stacking chip still 
needs further research before it can be applied into mass production. Figure 1.5 
shows the schematic of MUF process.  
 
Figure 1.5: Moulded underfill process. 
1.3 MUF encapsulation background and problem statement 
 Encapsulation process is a popular technique to encapsulate and protect the IC 
chip. This technique provides reliable housing to IC chip and also enhances the IC 
package interconnections. The development of the flip chip underfill process from 
the conventional method to the moulded underfill method has been discussed in 
Sections 1.2.1 and 1.2.2. The conventional flip chip underfill technique has been 
practiced for nearly 25 years (Wan et al., 2007), however, the low productivity and 
long filling time have become the constraint in the microelectronic industry. 
Therefore, the improved underfill technique is important to yield better productivity 
and reliability of the IC package.    
 There is a wide research gap in the field of MUF technique. Many research and 
development activities are still carried out by the researchers to better understand the 
MUF technique. Although this technique has been introduced for nearly 12 years and 
patented by Weber (2000), it is still difficult to observe the fluid-structure interaction 
phenomenon during the MUF process especially for small scale and thinned chips of 
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IC packages. Besides, there are still limited literatures available in this topic. The 
design of the IC package, the process control parameters and the material selection 
for MUF process affect the fluid flow behaviour, structural deformation, stress 
concentration, especially on the chip and solder bump. Improper control of these 
factors may cause void formation, critical structural deformation, and also induce 
initial failure of the package. To minimize the impact of these problems, the 
understanding of MUF encapsulation process is significant. Thus, computational 
simulation is advantageous for the visualization, and for a better understanding of the 
physicochemistry of FSI phenomenon. To attempt the solution, several commercial 
software solutions had been developed for the encapsulation process, such as 
Moldflow, Cadmould, C-mould, MAGMAsoft, Flow-3D etc. However, these 
software solutions are mainly for the fluid flow analysis but limited for the FSI 
analysis.  
 The IC package design is toward miniaturization, compact and high 
performance. The encapsulation of miniaturized IC package yields the challenging 
task to IC designers and engineers in maintaining the package reliability.  In addition, 
the reduction of silicon chip and solder bump sizes might bring more challenges to 
MUF process. The interaction between EMC fluid and structures could cause 
unintended deformation and stress that impose on the structure. The extreme 
structural deformation and stress on structures reduce package reliability in the 
subsequent manufacturing process. As a result, it could increase the rejection rate of 
IC products due to the malfunction of package. Therefore, the understanding of FSI 
phenomenon is crucial to tackle this problem through optimal IC package design and 
proper process control.  
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 In the MUF process, small IC package and non-transparent packaging mould 
cause difficulties in visualising FSI phenomenon. FSI also occurs in the 
encapsulation of wire-bonding package, as it was extensively reported in the 
available literature. The deformation of wire bond is normally observed from the top 
view of IC package. However, the visualisation of FSI in the moulded flip chip 
package by using MUF technique is more complicated than the wire-bonding 
package. The horizontal position of the chip complicates FSI visualisation. The chip 
is thin and tiny in package size. The best method for visualising FSI is through cross-
sectional and side views of the scaled-up transparent mould, and also by using the 
simulation tools.  
 
 
1.4 Objectives of the study 
 
 The general objective of this research work is to investigate the fluid/structure 
interaction during moulded underfill process. The understandings of moulded 
underfill process are significant for IC designers and engineers to obtain the optimal 
IC package design and process control. In order to achieve these aims, six main 
objectives were set out as mentioned below:   
 
1. To validate the predictions of modelling tools, CFD and CAE in the fluid 
flow and structural analyses of MUF process.  
2. To validate the predictions of encapsulation process in S-CSP, TQFP 
underfill and MUF encapsulation processes using various viscosity model and 
user defined functions (UDFs) of Castro-Macosko model. 
3. To carry out and establish the experiment on a scaled-up MUF process.  
4. To visualize and study the FSI phenomenon on the scaled-up MUF process in 
the experiment and simulation. 
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5. To study the effect of different parameters such as inlet pressure, solder bump 
arrangement, shapes, number of I/O counts, and chip thickness to the IC 
structures of the MUF IC package.  
6. To perform the computational optimization of MUF process by using 
response surface method and to study the interactive relationship of each 
factor to the responses. 
 
1.5 Scope of the research work 
 In this research work, the investigation of FSI phenomenon is focused on the 
MUF encapsulation process through the simulation and scaled-up experiment. The 
FSI simulation of fluid flow and structural analyses concentrates on the actual size of 
MUF packages by considering the Castro-Macosko viscosity model to describe the 
realistic moulding flow behaviour. This research also focused on the parametric case 
studies to enrich the understanding of each factor. Moreover, the optimization of the 
IC package using response surface methodology was carried out to investigate the 
interactive relationship of the factors to minimize the deformation, stress, void 
formation and filling time in the encapsulation process. The validation of the FSI 
simulation on solving fluid flow and structural predictions were performed with 
scaled-up experiment and the polymer behaviour of Castro-Macosko model was 
compared with TQFP and S-CSP encapsulation obtained by the previous researchers.  
 
1.6 Thesis outline 
This thesis is organized in five chapters. Brief presentation about IC 
packaging, flip chip underfill, background, objectives and scope of research have 
been introduced in chapter one. In chapter 2, literature study of moulded IC 
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encapsulation process is presented. The methodology in mathematical modelling and 
numerical method is highlighted in chapter 3. In chapter 4, the validation of 
experimental and simulation results, parametric case studies and optimization of IC 
package are presented. The interactive relationship of each factor and the 
minimization of the responses are also discussed in this chapter. Lastly, concluding 
remarks on the studies and recommendation for future works are described in chapter 
5. 
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CHAPTER 2 
 
LITERATURE REVIEW 
 
2.1 Introduction 
 
The current trend of microelectronics packaging is toward smaller, thinner, 
higher performance, compact and higher reliability, such as high I/O chip, thin 
package, multi chip module etc. These IC characteristics boost the challenges to IC 
designers and engineers in maintaining the package reliability through the 
subsequent manufacturing process. In the aspect of manufacturing, longer production 
time consumes higher cost, for example, flip chip underfill process would take a 
longer time compared with transfer moulding IC encapsulation. Thus, moulded 
underfill encapsulation process was proposed and developed by Weber (2000), in 
which the underfill and encapsulation are preformed in a single step. In this chapter, 
a substantial amount of previous works on the underfill, IC encapsulation and 
moulded underfill processes is discussed. Moreover, the fluid behaviour modelling, 
fluid-structure analysis, RSM optimization are also discussed in this chapter.  
 
2.2 Flip chip underfill process  
 
In early 1960s, IBM developed the C4 (Controlled Collapse Chip Connection) 
flip chip package, through the connection of solder bumps from silicon chip to 
substrate for electricity supply. The reliability of the solder bump is important for the 
flip chip IC package. To maintain the package reliability, the underfill encapsulant is 
applied during the packaging process to protect the interconnector. In the 
conventional underfill process, the encapsulant is dispensed to fill the intermediate 
space between IC chip and substrate, which consists of solder bumps. During the 
filling process, the encapsulant is driven by the capillary effect of the intermediate 
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space as presented in Section 1.2.1. Improper control of the underfill process can 
cause cracking problems and high-stress concentration on the solder bump (Su et al., 
1999). Moreover, the material significantly affects flip chip reliability (Lau et al., 
2000) because imperfections of the underfill lead to delamination of the silicon chip 
and the substrate as well as induced cracks. Delamination is caused by the separated 
interface between the encapsulant and structure. Fluid flow characteristics (Yamada 
and Togasaki, 2003) during the underfill process are influenced by the design of 
interconnectors, such as solder bump standoff height, solder bump pitch, and bump 
gap. A large chip size with a small bump gap and high I/O counts allows a uniform 
flow and a void-free condition. Defects such as fractures (Zhang et al., 2008), crack 
on die and underfill (Shim et al., 2000), and voids in the package (Lee et al., 2010) 
reduce the reliability of the flip chip package.  
 Substantial modelling studies (Wheeler and Bailey, 2000; Pantuso et al., 
2003; Lai and Young, 2004; Wan et al., 2005; Wan et al., 2009; Young, 2010; Khor 
et al., 2010) had been conducted to describe the encapsulant flow during the underfill 
process, including analytical models for flow front advancement and filling time. On 
the other hand, CFD applications in the conventional underfill process provide 
apparent visualization of the underfill process and predictions of underfill behaviour. 
Several solving methods have been utilized in predicting underfill flow, including 
FEM (Han and Wang, 1997; Tay et al., 1997), FVM (Yang et al., 1998), and 
characteristic split-based method with FEM (Kulkarni et al., 2006), which discretized 
the governing equations of the fluid flow during the simulation. In the underfill 
encapsulation process, Han and Wang (1997) noted that the surface tension of the 
encapsulant slightly decreased with the increase of temperature, and that the dynamic 
contact angle was an important consideration in the underfill process. Besides, Tay et 
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al. (1997) found that the underfill time was proportional to surface tension and 
inversely proportional to viscosity. Besides, the filling of fluid in conventional 
underfill encapsulation is driven by capillary effect that is dependent on the surface 
tension (Pantuso et al., 2003) of the chip and substrate. 
 Zheng et al. (2008) also carried out two-dimensional underfill flow 
modelling. The improvement of underfill on various dispensing patterns was 
performed by Xie et al. (2008) by using a 3D flow model, which was well validated 
by experimental results. Furthermore, Wan et al. (2009) enhanced the numerical 
modelling of flip chip underfill by developing analytical equations and using power 
law equation to describe non-Newtonian fluid behaviour. They performed underfill 
predictions by using ANSYS software, as depicted in Figure 2.1, and their 
predictions were in good agreement with the experimental work of Nguyen et al. 
(1999).  
 
 
Figure 2.1: Predicted underfill flow profile by Wan et al. (2009) and experimental 
results (Nguyen et al., 1999). 
 
 In recent years, the application of FV-based software FLUENT was reported 
by Khor et al. (2010), who investigated the 3D conventional underfill process by 
taking into account the solder bump pattern of the flip chip package. The design of 
the solder bump pattern in the flip chip underfill had a crucial effect on filling time 
and flow front velocity, which caused the full array package to consume a longer 
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filling time for the underfill process. The presence of the solder bump restricted the 
fluid flow to a narrow space. The predictions of FLUENT results are shown in Figure 
2.2. 
 
 
Figure 2.2: Capillary driven underfill process at 50% filling stage for different solder 
bump pattern (Khor et al., 2010). 
 
 Recently, an improvement on the flow front tracking method was carried out 
by Wang et al. (2011) by using the PLIC–FAN (Piecewise linear interface 
calculation – flow analysis network) method in a capillary driven underfill process. 
This method handled the interface reconstruction and tracked the melt front at every 
time step. They used Petrov–Galerkin methods to solve the fluid flow governing 
equations. Their simulation results showed realistic predictions on the melt front of 
the underfill. A comparison of the experimental and simulation results by Wang et al. 
(2011) is presented in Figure 2.3. Their studies and application of algorithm have 
contributed to the improvement of virtual modelling. In addition, Moon et al. (2011) 
addressed the importance of edge effect in underfill modelling and showed that 
neglecting the edge effect will affect the accuracy of predictions. The 3D modelling 
and experimental results obtained by Moon et al. are illustrated in Figure 2.4.  
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Figure 2.3: Flow front profile (a) Experimental and (b) simulation results by Han and 
Wang (1997); (c) PLIC-FAN method and (d) Autodesk MoldFlow by Wang et al. 
(2011). 
 
 
 
Figure 2.4: Edge effect of underfill modelling (Moon et al., 2011) at 10, 60 and 95 % 
of filling.  
 
2.3 IC Encapsulation process 
 
 IC package reliability is a main issue in IC packaging. Reliability parameters 
in the IC encapsulation process are usually referred to the deformation, stress 
imposed on IC structures (e.g. silicon chip, solder bump, wire bond and IC paddle) 
and void formation. High deformation, stress imposed on IC structures and void in 
the IC package may cause the malfunction of package. Improper processing, material 
selection, and package design yield unintended defects or features to the IC package 
in the subsequent processes. These defects and features cause failures to the IC 
16 
 
package, such as interconnector cracks or fractures, structural deformation, interface 
delamination, and overstress. These defects consequently cause the IC package to 
break down. In the encapsulation process, the feeding of viscous polymer fluid (e.g., 
EMC and liquid encapsulant) causes the interaction between fluid and structure 
during encapsulation. This interaction induces the deformation of IC structures, 
including wire sweep and lead-frame deformation. Unstable filling during 
encapsulation also contributes to void formation or incomplete filling of mould 
cavity. To eliminate and minimize the defects in the encapsulation process, the 
understanding of the process is important. In this section, a substantial amount of 
works on the IC encapsulation is considered in TQFP, S-CSP and MUF packages. 
Reliability issues during encapsulation process are also discussed in the subsequent 
sections.  
 
2.3.1 Encapsulation process for TQFP and S-CSP packages 
 
 Various IC packages are designed for the variety applications of electronic 
devices. TQFP is popularly used in portable electronic devices such as cell phone, 
portable personal computer, and digital camera because it is lightweight and has 
good thermal performance. Figures 2.5 and 2.6 depict a typical TQFP IC package 
and its internal structures within the package. During encapsulation, the interaction 
phenomenon induces the structural deformation such as wire bonding and paddle 
shift. Therefore, encapsulation process must be properly controlled to eliminate these 
problems. The study on the predictions of 144-lead TQFP encapsulation was carried 
out by Nguyen et al., (2000) through computational modelling by using the CFD-
ACE (U) solver of the PLICE-CAD software package. The experiment was 
conducted by using transfer-moulding technique on the commercially available 
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TQFP package with the dimensions of 20 mm × 20 mm × 14 mm. Their results were 
found in good conformity with the short-shot experimental results. Minor 
discrepancies were observed for flow front shape and locations compared with the 
experiment because a simple geometric model was used.  
 
 
Figure 2.5: Schematic of a TQFP [http://cpu.linuxmania.net]. 
 
 
 
 
Figure 2.6: Illustration of typical TQFP (Ref. http://www.practicalcomponents.com). 
 
 During the encapsulation, the interaction between fluid and structure causes 
other issues in package reliability. The integration of CFD and CAE software allows 
the researcher to perform structural analysis. Teng and Hwang (2008) utilized the 
Moldex3D-RIM software to simulate encapsulation of the TQFP process and the 
commercial finite element (FE)-based ANSYS to conduct structural calculation. The 
generated fluid flow data were extracted by using InPack software, and then 
transferred to ANSYS. In their analysis, the paddle shift was attributed to unstable 
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filling because the lead frame was subjected to unstable forces. The corner regions of 
the chip also had an air trap. Figure 2.7 illustrates the experimental and simulation 
results using Moldex3D-RIM software. A similar paddle shift phenomenon was also 
observed in other studies (Shen et al., 2007; Chou et al., 2009; Chen et al., 2007; Pei 
and Hwang, 2005). Finite element method (FEM) and finite difference method 
(FDM) (Kuah et al., 1996) were also utilized to simulate the flow modelling of 
plastic quad flat package (PQFP) using transfer moulding while considering the lead 
frame and wire structures during encapsulation.  
 
 
 
Figure 2.7: Simulation and experimental results by Teng and Hwang (2008). 
 
 In recent years, Wang et al. (2010) introduced the Galerkin/least-squares 
stabilized FEM during microchip encapsulation. The similar technique was also used 
for underfill process as mentioned in Section 2.2. Piecewise linear interface 
calculation–flow analysis network (PLIC–FAN) method was applied for melt front 
tracking by reconstructing the interface of fluid and air phases. The simulation 
system was developed and carried out by using VC++ 6.0. Their algorithm predicts 
the details of the melt front by considering the presence of the lead frame and IC chip 
(Figure 2.8). The smooth melt front is shown in the predictions of Moldex-3D 
(Figure 2.8a). However, they predicted the detailed disturbance on the melt front. 
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The occurrence of non-uniform melt front that was due to the lead frame and IC chip, 
which is clearly visualized in Figure 2.8 (b). Hence, the continuous improvement in 
virtual modelling yields realistic predictions of flow front advancement in the IC 
encapsulation process.   
 
(a) Moldex-3D  (b) Stabilized filling method  
 
Figure 2.8: Melt front prediction (a) Modex-3D (Teng and Hwang, 2008) and (b) 
stabilized filling method (Wang et al., 2010). 
 
 
Stacking chip technology allows the IC packages to be compact and with 
high capacity by stacking the package vertically. The technology is a result of the 
high demand and high performance of electronic devices. The current and future 
trends of stacking chip technology are presented in Figure 2.9. The increased IC chip 
and wire bonding in IC package need reliable protection. Thus, encapsulation process 
is also applied to the stacking chip package. Multifarious research effort has been 
performed in encapsulation simulation for S-CSP package. Moon et al. (2007) 
investigated stacking chip packages using MoldFlow through the injection moulding 
technique. The design of stacked-die configuration, mould cap clearance, and 
properties of the moulding compound significantly affected the flow front profiles 
during filling. The overhang of stacking chip may increase the tendency of void 
formation and cause mechanical failures. Moreover, increasing mould gap clearance 
and decreasing fluid viscosity could achieve uniform flow front profiles. 
20 
 
  
Figure 2.9: Chip staking trends (Agonafer et al., 2006). 
 
 
 Abdullah et al. (2007, 2008, and 2010) studied the encapsulation process of 
S-CSP package by using the FORTRAN program. FDM was applied to discretize the 
governing equations. Figure 2.10 depicts the melt front predictions by using 
FORTRAN 77 program. Retardation of EMC material advanced the slower flow 
front and increased the resistance of fluid flow during the process. The selection of 
the viscosity model for EMC is also essential to the simulation results while the 
Castro–Macosko model describes the optimized EMC predictions during IC 
encapsulation. Thus, the design of stacking chips and the characteristics of moulding 
compound are important in the modelling of IC encapsulation. Similarly, Ramdan et 
al. (2012b) had studied the S-CSP encapsulation (Figure 2.11) by using FLUENT 
focused on the venting effect. They found the flow front distribution of S-CSP 
encapsulation process and pressure profiles within the cavity significantly influenced 
by the number of vents, position and size. 
21 
 
 
 
Figure 2.10: Predicted melt front using FORTRAN and experimental results 
(Abdullah et al., 2007). 
 
 
 
 
Figure 2.11: Predicted pressure profile using FLUENT by different venting designs 
(Ramdan et al., 2012b). 
 
2.3.2 Moulded underfill (MUF) 
 
 High productivity and low cost in the manufacturing process are the desired 
goals of engineers in the microelectronic industry. Conventional flip chip packaging 
requires more filling time, which affects the subsequent production speed of IC 
packages (Rector and Fisher, 2011) and creates a bottleneck. Alternatively, the 
implementation of transfer moulding technique (Becker et al., 2001) can reduce the 
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number of processing steps, where the underfill and encapsulation are performed at a 
single moulding step. Thus, this process enhances the overall productivity by 
reducing the production time, improving package reliability, enhancing package co-
planarity, and reducing stress concentration on the solder bumps (Chen, 2008).  
Moreover, this moulding technique also helps in reducing thermal mismatch (Braun 
et al., 2002), enhancing stress performance (Kao et al., 2004), providing better 
electrical (Braun et al., 2006) and thermal performance (Tsai et al., 2007). Besides, 
vacuum conditioning during the MUF process and its material performance also 
make it void-free during encapsulation process. Therefore, its excellent 
characteristics have made MUF package widely used in mobile applications (Joshi et 
al., 2010). Further reviews on the MUF developments will be discussed in the 
following paragraphs.  
 Lee et al. (2008) investigated the MUF process on a flip chip multi-chip 
module by using transfer moulding. Modex3D software was utilized to handle flow 
front modelling in the MUF process. A characterization of the MUF rheological 
compound was also considered. Void formation was observed at the top-left and 
bottom-right gate locations in their experimental and simulation results. The void 
formation was still observed when seven different types of gate and locations were 
employed by using the finite element model. They found that the optimized design 
with the top-left pin gate solved the void formation problem in the packaging, and 
they concluded that an optimal design is a significant and effective way to solve the 
void formation in the MUF process. The numerical and experimental results were 
found to be in good conformity, as clearly shown in Figure 2.12.  
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Figure 2.12: Experimental and Moldex3D results on predicted void formation (Lee 
et al., 2008). 
 
 
 The underfill techniques offer significant productivity improvement through 
capillary underfill process. The effect of no-flux type of flip-chip packaging on the 
interfacial adhesion in the moulded underfill package was examined by Rector and 
Fischer (2001) by using scanning acoustic microscopy. The moulded flip-chip 
packages fulfilled the JEDEC (Joint Electron Devices Engineering Council) level 3 
requirement and showed the greatest reliability in thermal shock tests. Kooi et al. 
(2004) investigated the flip-chip package by using transfer moulding technique. 
They focused on the exposed die moulded package and non-exposed die MUF for 
the matrix array packaging (Figure 2.13). Both packages were tested and the non-
exposed die moulded package showed a better reliability performance than the 
exposed die moulded package because cracking was observed at the mould corner.  
 
Inlet gate 
Inlet gate 
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Figure 2.13: Schematic drawings of exposed-die and non-exposed-die MUF (Kooi et 
al, 2004). 
 
 Kao et al. (2004) studied the moulded flip-chip BGA (MFCBGA) 
characterization by using finite element method. The thermal and stress 
characteristics were taken into account in the analysis for MFCBGA and the more 
common FCBGA. A comparison of both packages characteristics was made. The 
major concerns in moulded flip-chip BGA were the high stress concentration at the 
silicon die from the injection pressure and the thermal stress generated as well as the 
mismatch between them. The thermal performance of MFCBGA was obtained in 
their study. The material properties with lower coefficients of thermal expansion 
(CTE) and higher temperature of gelation (a process of forming a gel), Tg, had 
resulted in lower bump and chip bending stresses for the package.  In addition, the 
application of moulded underfill (MUF) technique in the IC packaging process 
yields shorter processing time and enhanced the package reliability by using MUF 
material. The MFCBGA process with underfill and MUF is illustrated in Figure 2.14.  
Substrate Solder bump 
MUF material 
Silicon die Silicon die 
Solder bump 
(a) Exposed silicon die (b) Non-exposed silicon die 
